I am a dedicated and detail-oriented Research Analyst with a strong background in computer engineering and electronics. My academic journey has equipped me with a solid foundation in advanced functional verification, ASIC design, and microprocessor architecture. I thrive in environments that challenge my analytical skills and allow me to contribute to innovative projects. I have a passion for technology and a keen interest in the semiconductor industry, where I have conducted extensive research on IC design patents. My experience includes presenting findings through technical reports, which has honed my ability to communicate complex ideas effectively.
During my time at North Carolina State University, I engaged in coursework that deepened my understanding of VLSI design and advanced computer architecture. I have developed a strong proficiency in programming languages such as Verilog, System Verilog, and C++, which I utilized during my internships to assist in developing and testing Verilog modules for real-time applications. My hands-on experience with tools like ModelSim and Questa has further enhanced my technical capabilities.
I have also worked on various projects that involved functional verification and RTL design, where I successfully created test benches and environments to ensure the integrity of designs. My project experience includes the functional verification of microcontrollers and the design of complex matrix multiplication systems, which have allowed me to apply my theoretical knowledge in practical scenarios.
In addition to my technical skills, I have a strong ability to work collaboratively in team settings. I have participated in internships where I contributed to the design and simulation of antennas, as well as the development of simulators for microprocessors and cache memory hierarchies. These experiences have taught me the importance of teamwork and effective communication in achieving project goals.
I am eager to continue my career in the semiconductor industry, where I can leverage my skills in research and design verification to contribute to innovative solutions. I am open to relocation and excited about the opportunities that lie ahead.
GPA: 3.63 / 4.0
GPA: 8.72 / 10.00
Conducted an in-depth study of over 100 IC design patents to understand innovation trends, protection strategies, and competitive landscapes in the semiconductor industry.
Assisted in developing and testing basic Verilog modules for real-time applications on Xilinx Artix-7 FPGA using ModelSim.
Successfully designed and simulated a basic microstrip patch antenna using CST Studio Suite.
Jobicy
562 subscribers are already enjoying exclusive, experimental and pre-release features.
Free
USD $0/month
For people just getting started
Plus
USD $8/month
Everything in Free, and: